This document proposes a novel high performance flow matching architecture for OpenFlow data planes. It introduces an integrated approach using a customized RISC network processor and dedicated parallel logic. The processor provides flexibility and programmability while the dedicated logic handles performance-intensive flow matching tasks with reduced TCAM usage. An FPGA implementation of this architecture achieves high performance while minimizing resource utilization.